



WSTS 2021

An Architecture to Stamp Asynchronously the TOD with 1 ps Resolution

Paolo Novellini
Principal Engineer
Paolo.Novellini@xilinx.com







- ▶ Introduction
- ▶ The Problem of Stamping the TOD
 - Solutions based on classical methods
- ▶ New Architecture
 - Advantages
- ▶ Conclusion




The Problem: Stamping the TOD



TOD sampling error: TS 1 and TS 2 are equal, although there is a phase difference between TS REQUEST 1 and 2



Classical Solutions




- ▶ Increasing the TOD clock frequency
- ▶ Generating a polyphase TOD.

Improvement is limited by silicon technology




Architecture




Improvement is limited by Architecture




Precise TOD Stamping: Architecture



Synchronous TOD Clock



Conclusions



- ▶ The electronics plays a role in the precision and accuracy of the overall TOD stamping
- ▶ Focus on DSP architectures to improve precision in asynchronous TOD stamping.
 - Paradigm shift: focus on architecture vs focus on silicon technology
- ▶ This architecture is very suitable for programmable hardware – FPGA.





Thank You

